Abstruct-A bipolar operational amplifier (op amp) with a rail-to-rail multipath-driven output stage that operates at supply voltages down to 1 V is presented. The bandwidth of this output stage is as high as possible, viz. equal to that of one of the output transistors, loaded by the output capacitance. The output voltage can reach both supply rails within 100 mV and the output current is +15 mA. The op amp is designed to be loaded by a 100-pF capacitor and the unity-gain bandwidth is 3.4 MHz at a 60" phase margin. The voltage gain is 117 dB and the CMRR is 100 dB. The frequency behavior of the multipathdriven (MPD) topology has an improved performance when compared to that of previously presented low-voltage output stages. A figure of merit F, for low-voltage op amps has been defined as the bandwidth-power ratio.
I. INTRODUCTION HE TREND towards very low supply voltages forces
T new demands on the design of accurate analog building blocks. An important building block is the operational amplifier (op amp). Op amps that run on a supply voltage of 1 V have already been in existence for over a decade [l] , but until now, the bandwidth of these circuits has been in the kilohertz range rather than in the megahertz range. The bandwidth that can be obtained is mainly limited by the output stage of the low-voltage op amp. To be universally applicable, the output stage has to meet the following requirements.
1) Usually, base-emitter voltages prevent the output from reaching either one of the supply rails. However, to be able to deliver an output voltage signal that is as large as possible, preferably from rail to rail, the actual output transistors have to be connected in a common-emitter (CE) configuration.
2) The minimum supply voltage should preferably be as low as 1 V. This enhances the applicability of the op amp, such as operation on a one-cell battery, but it hampers the design of the op amp because only one base-emitter voltage fits in the supply-voltage range.
3) The maximum bandwidth of the op amp is determined by the current flowing through the output transistors, which determines their transconductance, and by the capacitive load it has to drive. Any transistors preceding the actual CE output transistors more or less reduce the obtainable bandwidth. This reduction should be kept as small as possible.
4) The output stage should be able to push and pull output currents in the order of 10 mA, which means that its current gain should be in the order of lo3. One output transistor in CE configuration does not meet this condition and therefore emitter followers are normally placed in front of it.
5 ) Finally, the power consumption must be kept low, so the quiescent current, which is drawn from the supplies by the output stage, must be as small as possible. Also, the output stage must be realized with few and small transistors in order to keep the chip size limited.
The op amp presented here has a complementary class-AB output stage that very well meets the demands listed above. It further contains a complementary input stage with a rail-to-rail common-mode input range and an intermediate stage that is insensitive to the Early effect if the supply voltage is much higher than the minimum value of 1 V.
To be able to compare the output stage presented here with the prior art, both are discussed with respect to the requirements mentioned above. In Section 11, two previously presented output stages are examined, and Section 111 deals with the output stage presented here. To verify the theory of Sections I1 and 111, three op amps with three different output stages have been integrated. The circuit implementation is discussed in Section IV. Section V covers the measurement results and in Section VI conclusions are drawn.
DARLINGTON AND WIDLAR OUTPUT STAGE
The circuit shown in Fig. 1 is the well-known Darlington output stage. For simplicity, only the n-p-n or pull side is shown, but the theory presented in this and the following section also applies to the complementary p-n-p side. The driver transistor Q2 precedes the output transistor Q , and the intermediate stage consists of transistors Q1,-QI4. Miller capacitor C,, splits the pole at the output of the intermediate stage and the one at the output of the output stage. A difficult condition, where the frequency compensation is concerned, is that the circuit can be loaded by a relatively large output capacitor With respect to the specifications summed up in the Introduction, the following analysis of the Darlington output stage can be made.
1) Since the output transistor has a CE configuration, the output-voltage range is large; depending on the output current, Q, is able to reach the supply rail within about 100 mV.
2) The minimum value of the supply voltage is not 1 V but 1.8 V, because the two base-emitter voltages of Q , and Q, are stacked.
3 ) As in all CE output stages, the bandwidth of the Darlington output stage is determined by the quiescent current through Q , and by C,, but, unfortunately, it is limited by the internal pole of the output stage, located at the base of Q,. If the output current increases, the output bump in the frequency response is likely to occur [2] . This bump becomes even more likely in the design of op amps employing lateral p-n-p transistors, where the bandwidth is limited by the transit frequency of the transistors, as well as by the load capacitor. Unfortunately, the use of p-n-p's in the CE configuration is inevitable in low-voltage op amps.
4) The Fig. 2 [l] . Widlar used the output stage in National Semiconductor's 1-V op amp LM10. Output transistor Q, is preceded by the emitter followers Q, and Q3. To be able to pull large output currents, a boost circuit Q4-Q6 is added. If the Widlar output stage is also investigated regarding the previously stated requirements, the following results are found.
1) Transistor Q , has a CE configuration, so the output-voltage range is again from rail to rail.
2) The emitter followers Q, and Q3 are folded, yielding a minimum supply voltage of only 1 V.
3 ) The input signal has to pass through emitter followers Q, and Q3, which lowers the obtainable bandwidth and makes the occurrence of the output bump even more likely. We found that the positive loop gain around Q4-Q6 and the presence of Q, and Q3 necessitates the insertion of an additional compensation capacitor [31, to keep the output bump within bounds at high current levels; this further reduces the bandwidth.
4) The current gain of the Widlar output stage is potentially very high. If the boost circuit Q4-Q6 is configured appropriately, a current gain of more than lo4 is possible.
5 ) When designed for optimal bandwidth, the current through Q2-Q4 can easily be half that flowing through Q,, giving a rather high total current consumption. The output stage consists of seven transistors, of which Q, and Q3 must have a rather large emitter area, and an additional capacitor. Because of this, the chip size is larger than that of the Darlington output stage. Fig. 3 shows the n-p-n multipath-driven (MPD) output stage [4] . Output transistor Q, is driven by Q2-Q4. Because this signal path provides the necessary gain, it is referred to as the "gain path." Parallel to the gain path, the so-called "feedfonvard path" directly drives output transistor Q,. This With respect to the demands on low-voltage op amps as summarized in the Introduction, the following is claimed about the op amp with MPD output stage.
MULTIPATH-DRIVEN OUTPUT STAGE
1) The MPD output stage has a rail-to-rail output-voltage range.
2) Since none of the base-emitter voltages of the transistors are stacked, the output stage operates at a supply voltage of 1 V.
3) The frequency behavior of the MPD output stage equals that of the capacitively loaded output transistor Q,. The gain path through Qz-Q4 does not influence the frequency behavior because of the feedforward path to Q,. The bandwidth is now entirely determined by the current through Q, and by C,.
4)
The current gain of the MPD output stage is of the same order as that of the Darlington output stage. Note that Q4 supplies just the current needed to drive output transistor Q,; in particular, this implies that, at small output currents, only a very small current flows through Q2-Q4.
)
The fifth assertion, regarding the number of transistors and their current consumption, can again be verified directly from Fig. 3. 
IV. CIRCUIT IMPLEMENTATION
The MPD output stage shown in Fig. 5 embodies two complementary parts, Q110-Q140 and Q210-Q240. Both parts are identical to the output stage shown in Fig. 3 , except that the current mirrors Q13O-Q140 and Q230-Q240 are scaled 1:4 to increase the gain. The small emitter resistors R,,, and RZl0 prevent breakthrough of the output transistors at high current and voltage levels, but they do not limit the output-voltage range in normal operation; when driving light loads, the output voltage is able to reach within 100 mV of the supply rails. The output transistors Q,,, and Qzl0 are able to sink or source a maximum output current of 15 mA. Transistors Qlso and QZ5, are part of the class-AI3 current control loop. The quiescent current through the output transistors is kept at 320 PA, and the minimum current through either one of these transistors is 160 PA. The output is assumed to be loaded by a maximum output capacitor C, of 100 pF. At a quiescent current through the output transistors of 320 PA, the output transconductance gout is 12 mmho, and the base-emitter capacitance c b e is 0.6 and 2 pF for the n-p-n and p-n-p transistors, respectively. The Miller capacitors C m l l P , Cm12p, C m l l N , and C m l Z N , with a value of 6 pF each, are connected between the output of the output stage and each of its four inputs. The output pole then has a value:
The bandwidth of the output and intermediate stage should be chosen at a factor of 2 lower than the output pole [71, which is realized with an intermediate-stage transconductance gint of 0.28 mmho: The overall bandwidth should again be half this value, which is achieved with a Miller capacitor C, , of 6 pF, connected between the output of the output stage and the output of the input stage, and an input-stage transconductance ginp of 0.25 mmho:
The op amp now has a straight 6-dB/octave frequency rolloff from 3 Hz to 6 dB below the unity-gain frequency of 3.4 MHz. A n y pole-zero doublet, which would remain in the MPD output stage, is effectively suppressed by this second nest. BiCMOS process with 3-GHz n-p-n transistors and 1-GHz p-n-p transistors. The measured open-loop frequency response of the op amp with MPD output is shown in Fig. 10 . The supply voltage is 1 V and the op amp is loaded by a 100-pF capacitor and a 10-kR resistor in parallel. The unity-gain frequency is 3.4 MHz at a phase margin of 61°, and the dc gain is 117 dB. If the op amp drives a light load, the phase margin increases to 70".
Since all op amps have been designed with an equal quiescent current of 320 FA flowing through the output transistors, the bandwidth of all three, following from (81, is roughly the same. The supply power needed to achieve this differs, however. To compare the performance of the op amps, a figure of merit F, is therefore defined as the bandwidth-power ratio of the output stages:
The dimension of this figure of merit Cw is inverse to the well-known power-delay product Pd in digital circuits. Table I shows the values of &, of the three output stages together with the characteristics from which they are derived. The MPD output stage has a substantially higher Table I1 lists typical overall specifications of the three op amps. The total supply current of the MPD op amp is 700 p A and it is constant within 5% over the supply-voltage range from 1 to 7.5 V. The average input-offset voltage is k0.6 mV, and the CMRR is 100 dB in the common-mode range where either the n-p-n or the p-n-p input pair is active and 62 dB in the turnover range of Qsso. If desired, this value can be enlarged at the cost of a proportional enlargement of the turnover range by placing a resistor in series with the emitter of QssO. The maximum output current is .+ 15 mA. The slew rate of the op amp with MPD output is 1.1 V/ps.
VI. CONCLUSIONS AND DISCUSSION
The operational amplifier that has been presented operates at supply voltages down to 1 V, and it has rail-to-rail input and output ranges. A multipath-driven output stage is introduced with a feedforward path directly from the intermediate stage to the output transistor. It gives the op amp a bandwidth that is determined exclusively by the load capacitor and by the amount of current through the output transistors.
The op amp with multipath-driven output, as well as the op amps with Darlington and Widlar outputs, have been implemented in a BiCMOS process with 3-GHz n-p-n's and 1-GHz vertical p-n-p's. A figure of merit FM is established which is the ratio of bandwidth and power consumption of the output stages. The figures of merit for these three output stages are 18, 11, and 9.6 MHz/mW, respectively. The difference between the three op amps is now mainly apparent at high-current levels. If lateral p-n-p's are used, the difference between the multipathdriven output stage and the Darlington and Widlar output stages is even more distinct. Even at low output-current levels, the output bump then occurs as a result of the internal poles of these latter output stages. The multipath-driven output stage directly addresses the output transistor and there is no output bump. Presently, a 1-V 10-MHz op amp, loaded by 10 pF and using only 100-pA quiescent current in the output stage with 100-MHz lateral p-n-p's, is being developed. The figure of merit FM of this op amp is 120 MHz/mW.
